

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
7 December 2000 (07.12.2000)

PCT

(10) International Publication Number
WO 00/73891 A1

- (51) International Patent Classification⁷: **G06F 3/14**
- (21) International Application Number: **PCT/US00/12851**
- (22) International Filing Date: **9 May 2000 (09.05.2000)**
- (25) Filing Language: **English**
- (26) Publication Language: **English**
- (30) Priority Data:
09/322,117 **27 May 1999 (27.05.1999)** **US**
- (71) Applicant: **INTEL CORPORATION [US/US]: 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).**
- (72) Inventor: **RIFFAULT, Patrick, Louis-Rene; 18 Soho Crescent, Nepean, Ontario K2J 2W1 (CA).**
- (74) Agents: **MALLIE, Michael, J. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).**
- (81) Designated States (*national*): **AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.**
- (84) Designated States (*regional*): **ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).**
- Published:**
— *With international search report.*
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: **METHOD AND APPARATUS FOR MAINTAINING LOAD BALANCE ON A GRAPHICS BUS WHEN AN UPGRADE DEVICE IS INSTALLED**



(57) Abstract: An embodiment of a graphics device that maintains load balance on a graphics bus when an upgrade graphics device is installed is disclosed. The embodiment includes load balancing buffers for the strobe compliment signals AD_STB0#, AD_STB1#, and SB_STB# on a 2X mode AGP graphics device. The load balancing buffers couple the 2X mode AGP graphics device to the strobe compliment signals AD_STB0#, AD_STB1#, and SB_STB#, but the load balancing buffers are not connected to any internal circuits within the 2X mode AGP graphics device. The load balancing buffers provide equal capacitive loading between the strobe signals AD_STB0, AD_STB1, and SB_STB and their compliment signals AD_STB0#, AD_STB1#, and SB_STB# when an upgrade 4X mode AGP graphics device is installed.

WO 00/73891 A1

**METHOD AND APPARATUS FOR MAINTAINING LOAD BALANCE ON A GRAPHICS BUS
WHEN AN UPGRADE DEVICE IS INSTALLED**

Field Of The Invention

The present invention pertains to the field of computer systems. More particularly, this invention pertains to the field of installing an upgrade graphics device in the presence of a previously installed graphics device.

Background of the Invention

High performance graphics devices are becoming increasingly important in today's computer systems. Computer system manufacturers commonly install graphics accelerators on add-in cards that plug into connectors that provide connection to a graphics bus such as an accelerated graphics port (AGP) bus. Graphics accelerators are also commonly installed by soldering the component directly onto computer system motherboards. The add-in card method provides the computer system manufacturer and the end user a means for installing a newer model graphics accelerator. One can simply remove the old add-in card and install a new one. The add-in card method has a drawback in that the add-in card method is more expensive than the solder-down method. The add-in card also uses more space than a device soldered directly onto the motherboard.

The solder-down method provides a cost savings over the add-in card method, but has the disadvantage of not providing a method for upgrading the graphics accelerator. If a computer system manufacturer wishes to change to a different graphics accelerator, the computer system manufacturer must redesign the motherboard. Further, the AGP bus is meant to be a point-to-point interconnect between a system memory controller and a single graphics device, and prior computer systems that utilize an AGP bus are not able to provide an upgrade option when a graphics device is already soldered onto the motherboard.

An AGP graphics device may have the ability to operate in one or more of several data transfer modes, including 2X mode and 4X mode. The 2X mode allows the transfer of 8 bytes of data per clock cycle using a pair of data strobe signals. The 4X mode allows the transfer of 16 bytes per clock cycle using 2 pairs of data strobe signals.

A prior 2X mode AGP graphics device normally includes input/output buffers for two address/data strobe signals (AD_STB0 and AD_STB1) and an input buffer for a sideband strobe signal (SB_STB). An AGP bus that allows 4X mode operation provides compliments of the above strobe signals (AD_STB0#, AD_STB1#, and SB_STB#) in addition to the above strobe signals. When the prior 2X mode AGP graphics device is installed on the AGP bus capable of 4X mode operation, the strobe compliment signals in prior systems are not connected at the prior 2X mode AGP graphics device. If an upgrade 4X mode AGP graphics device is installed on the 4X mode capable AGP bus in parallel with the prior 2X mode AGP device, a situation is created where the AD_STB0, AD_STB1, and SB_STB signals have three capacitive loads (one at a memory controller, one at the prior 2X mode AGP graphics device, and one at the upgrade 4X mode AGP graphics device) and the AD_STB0#, AD_STB1#, and SB_STB# signals have two capacitive loads (one at the memory controller and one at the upgrade 4X mode AGP graphics device). This difference in capacitive loading between the strobe signals and their compliments would have a negative impact on graphics bus timing relationships, and therefor a negative impact on system reliability.

Summary of the Invention

A graphics device for maintaining load balance on a graphics bus when an upgrade graphics device is installed is disclosed. The graphics device includes a bus interface unit including a plurality of bus signal buffers to couple the graphics device to a graphics bus. The graphics device further includes a load balancing bus signal buffer to further couple the graphics device to the graphics bus, the load balancing bus signal buffer to provide load balancing on the graphics bus when an upgrade graphics device is installed.

Brief Description of the Drawings

The invention is illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements, and in which:

Figure 1 shows a block diagram of one embodiment of a system that disables a graphics device when an upgrade graphics device is installed.

Figure 2 is one embodiment of a method to disable a peripheral device when an upgrade device is installed.

Figure 3 is a block diagram of one embodiment of a system including a graphics device that maintains load balance on a graphics bus when an upgrade graphics device is installed.

Figure 4 is one embodiment of a method for maintaining load balance on a graphics bus when an upgrade graphics device is installed.

Detailed Description

One embodiment of a graphics device that maintains load balance on a graphics bus when an upgrade graphics device is installed is disclosed. The embodiment includes load balancing buffers for the strobe compliment signals AD_STB0#, AD_STB1#, and SB_STB# on a 2X mode AGP graphics device. The load balancing buffers couple the 2X mode AGP graphics device to the strobe compliment signals AD_STB0#, AD_STB1#, and SB_STB#, but the load balancing buffers are not connected to any internal circuits within the 2X mode AGP graphics device. The load balancing buffers provide equal capacitive loading between the strobe signals AD_STB0, AD_STB1, and SB_STB and their compliment signals AD_STB0#, AD_STB1#, and SB_STB# when an upgrade 4X mode AGP graphics device is installed. Although specific signal names are used in describing the various embodiments, other signal names are possible.

An embodiment of a graphics device that can be disabled when an upgrade graphics device is installed is also disclosed. The graphics device includes an interface to a bus and an input to receive a device disable signal. When the device disable signal is asserted, the interface to the bus places its buffers in a high impedance state. As a result, the graphics device is effectively electrically isolated from the bus. When the device disable signal transitions from asserted to deasserted, a reset circuit in the graphics device resets the graphics device.

Figure 1 shows a block diagram of one embodiment of a system 100 that allows the installation of an upgrade graphics device when a graphics device is already installed. The system 100 includes a processor 110, a system memory controller 130, a system memory 140, a graphics accelerator 120, and an optional upgrade graphics accelerator 160. The system memory controller 130 includes a disable device register 132 whose

value determines whether a device disable signal 152 is to be asserted or deasserted by the system memory controller 130. The device disable register 132 may be a single bit in a larger register. The graphics accelerator 120 includes a reset circuit 126, a disable input 124, and an AGP interface unit 122. The AGP interface unit 122 is coupled to an AGP bus 150. The AGP interface unit 122 includes buffers that provide electrical connection to the AGP bus 150. The disable input 124 receives the device disable signal 152 from the system memory controller 130.

The optional upgrade graphics accelerator 160 may be coupled to the AGP bus 150 through an add-in card connector. Thus, the upgrade graphics accelerator 160 may be installed or removed as the computer system manufacturer or end user desire. It is contemplated that a computer system manufacturer may initially manufacture a computer system with the graphics accelerator 120 soldered onto a motherboard and would provide an add-in card connector that can accommodate an upgrade graphics device.

When the system 100 is first powered up, or upon a reset of system 100, the disable device register 132 may initially contain a value that indicates that the disable device signal 152 is to be asserted. When the disable device signal 152 is asserted, the AGP interface unit 122 causes all of its buffers that connect to the AGP bus to enter a high impedance state. The term "high impedance state" as used herein includes any state where the buffers neither drive nor sink substantial current to or from the AGP bus 150. The graphics accelerator 120 may also enter a low-power state when the disable input receives an asserted device disable signal 152.

After power up or upon a system reset, configuration software is executed to determine whether the upgrade graphics accelerator 160 is installed. If the configuration software determines that the upgrade processor is installed, then the disable device register 132 maintains a value that indicates that the device disable signal is to be asserted. If the configuration software determines that the upgrade graphics accelerator 160 is not installed, then a value is written to the disable device register 132 that indicates that the device disable signal 152 should be deasserted. When the disable device register 132 contains a value that indicates that the device disable signal 152 should be deasserted, the system memory controller 130 deasserts the device disable signal 152.

When the device disable signal 152 transitions from asserted to deasserted, the reset circuit 126 resets the graphics accelerator 120 in order to prepare the graphics accelerator 120 for operation.

Although the above discussion in connection with figure 1 mentions the use of an AGP bus and a graphics accelerator, other embodiments may include other bus types as well as other types of peripheral devices. Further, other embodiments may include hardware circuitry for determining whether the upgrade graphics accelerator 160 is installed, rather than, or in addition to, the configuration software.

Figure 2 is a flow diagram of one embodiment of a method to disable a peripheral device when an upgrade device is installed. At step 210 a device disable signal is received at a peripheral device. If the device disable signal is not asserted at step 220, the bus signal buffers in the peripheral device are not placed in a high impedance state at step 230. If the device disable signal is asserted at step 220, the bus signal buffers in the peripheral device are placed in a high impedance state at step 240. Following step 240, if the device disable signal thereafter transitions from asserted to deasserted at step 250, the peripheral device is reset at step 260.

Figure 3 is a block diagram of one embodiment of a system including a graphics accelerator 120 that maintains load balance on a graphics bus when an upgrade graphics accelerator 160 is installed. The graphics accelerator 120 may be a 2X mode AGP graphics device and the upgrade graphics accelerator 160 may be a 4X mode AGP device. In one embodiment, a system memory controller 130 is coupled to the graphics accelerator 120 and to the upgrade graphics accelerator 160 via an AGP bus capable of 4X mode operation. A subset of a 4X mode AGP bus is shown in Figure 3 and includes strobe signals AD_STB0 312, AD_STB1 314, and SB_STB 316 and their compliments AD_STB0# 311, AD_STB1# 313, and SB_STB# 315. Although specific signal names are used in describing the various embodiments, other signal names are possible.

In one embodiment, the upgrade graphics accelerator 160 makes use of each of the strobe signals 311-316 when communicating with the system memory controller 130 in 4X mode. The graphics accelerator 120 receives each of the strobe signals 311-316, but uses only the AD_STB0 312, AD_STB1 314, and SB_STB 316 strobe signals in its graphics device circuitry 310. In order to equalize capacitive loading between the strobe

signals 312, 314, and 316 and their complement signals 311, 313, and 315, the graphics accelerator 120 provides load balancing buffers 301, 303, and 305. In one embodiment, the load balancing buffers 301 and 303 are identical to AD_STB0 buffer 302 and AD_STB1 buffer 304. The SB_STB# load balancing buffer 305 may be identical to SB_STB buffer 306.

Figure 4 is one embodiment of a method for maintaining load balance on a graphics bus when an upgrade graphics device is installed. At step 410, a graphics device is coupled to a graphics bus. The graphics device includes a bus interface unit including a plurality of bus signal buffers to couple the graphics device to the graphics bus. At step 420, a load balancing bus signal buffer is provided to further couple the graphics device to the graphics bus. The load balancing bus signal buffer provides load balancing on the graphics bus when an upgrade graphics device is installed.

In the foregoing specification the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

Claims

What is claimed is:

1. A graphics device, comprising:
a bus interface unit including a plurality of bus signal buffers to couple the graphics device to a graphics bus; and
a load balancing bus signal buffer to further couple the graphics device to the graphics bus, the load balancing bus signal buffer to provide load balancing on the graphics bus when a second graphics device is installed.
2. The graphics device of claim 1, wherein the graphics bus is an accelerated graphics port (AGP) bus.
3. The graphics device of claim 2, wherein the graphics device is an AGP 2X device.
4. The graphics device of claim 3, wherein the upgrade graphics device is an AGP 4X device.
5. The graphics device of claim 4, the load balancing bus signal buffer to provide load balancing for a first address/data bus strobe compliment signal on the AGP bus.
6. The graphics device of claim 4, the load balancing bus signal buffer to provide load balancing for a second address/data bus strobe compliment signal on the AGP bus.
7. The graphics device of claim 4, the load balancing bus signal buffer to provide load balancing for a sideband strobe compliment signal on the AGP bus.
8. A system, comprising:
a graphics bus;
a graphics device coupled to the graphics bus, the graphics device including

a bus interface unit including a plurality of bus signal buffers to couple the graphics device to the graphics bus, and
a load balancing bus signal buffer to further couple the graphics device to the graphics bus, the load balancing bus signal buffer to provide load balancing on the graphics bus when a second graphics device is installed; and
a second graphics device connector to receive a second graphics device, the second graphics device connector to couple the second graphics device to the graphics bus.

9. The system of claim 8, wherein the graphics bus is an accelerated graphics port (AGP) bus.

10. The system of claim 9, wherein the graphics device is an AGP 2X device.

11. The system of claim 10, the upgrade graphics device connector to receive an AGP 4X device.

12. The system of claim 11, the load balancing bus signal buffer to provide load balancing for a first address/data bus strobe compliment signal on the AGP bus.

13. The system of claim 11, the load balancing bus signal buffer to provide load balancing for a second address/data bus strobe compliment signal on the AGP bus.

14. The system of claim 11, the load balancing bus signal buffer to provide load balancing for a sideband strobe compliment signal on the AGP bus.

15. A method, comprising:

coupling a graphics device to a graphics bus, the graphics device including a bus interface unit, the bus interface unit including a plurality of bus signal buffers to couple the graphics device to the graphics bus; and

providing a load balancing bus signal buffer to further couple the graphics device to the graphics bus, the load balancing bus signal buffer to provide load balancing on the graphics bus when an upgrade graphics device is installed.

16. The method of claim 15, wherein the step of providing a load balancing bus signal buffer includes the step of providing a load balancing bus signal buffer for an address/data bus strobe compliment signal on an accelerated graphics port (AGP) bus.

17. The method of claim 15, wherein the step of providing a load balancing bus signal buffer includes the step of providing a load balancing bus signal buffer for a sideband strobe compliment signal on an AGP bus.

100




Figure 1




Figure 2




Figure 3

4/4




Figure 4

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/12851

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G06F3/14

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 867 812 A (TOKYO SHIBAURA ELECTRIC CO) 30 September 1998 (1998-09-30) column 10, line 28 -column 11, line 26	1,8,15
A	"Accelerated Graphics Port Interface Specification Revision 2.0" ACCELERATED GRAPHICS PORT INTERFACE SPECIFICATION, XX, XX, 4 May 1998 (1998-05-04), pages 1-259, XP002123870 paragraphs '04.4!', '04.5!	2-4
A	WO 98 19430 A (LINFINTY MICROELECTRONICS INC) 7 May 1998 (1998-05-07) page 2, line 25 -page 3, line 10 page 5, line 9 - line 26	1

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *A* document member of the same patent family

Date of the actual completion of the international search

25 August 2000

Date of mailing of the international search report

01/09/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Amian, D

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 00/12851

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0867812 A	30-09-1998	JP 10116064 A WO 9816887 A	06-05-1998 23-04-1998
WO 9819430 A	07-05-1998	US 5926031 A	20-07-1999